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Abstract. Testing of a deeply embedded mixed-signal core in a System-on-Chip
(SoC) is a challenging issue due to the communication bottleneck in accessing the
core from external automatic test equipment. Consequently, in many cases the
preferred approach is built-in self-test (BIST), where the major part of test activity
is performed within the unit-under-test and only final results are communicated
to the external tester. IEEE Standard 1500 provides efficient test infrastructure
for testing digital cores; however, its applications in mixed-signal core test remain
an open issue. In this paper we address the problem of implementing BIST of
a mixed-signal core in a IEEE Std 1500 test wrapper and discuss advantages and
drawbacks of different test strategies. While the case study is focused on histogram
based test of ADC, test strategies of other types of mixed-signal cores related to
trade-off between performance (i.e., test time) and required resources are likely to
follow similar conclusions.
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1 INTRODUCTION
System-on-chip (SoC) design integrates large reusable blocks (i.e. cores) that have
been verified in earlier applications in practice. Embedded cores provide a wide range
of functions, like CPUs, DSPs, interfaces, controllers, memories, and others. The
advantage of embedding reusable cores in the design of a new product is a shortened
design cycle resulting in reduced time-to-market and reduced cost.
The cores put together in a SoC normally originate from different core providers.
In order to protect their intellectual property core providers do not completely re-
veal design and implementation details which makes the problem of SoC testing
rather challenging to the core user (i.e., SoC designer). On the other hand, cor-
rect operation of a core in the target SoC is of interest of both core user and core
provider. In order to provide an independent openly defined design-for-testability
method to facilitate testing of integrated circuits containing embedded cores, IEEE
1500 Standard for Embedded Core Test [16] has been proposed and is now widely
accepted in practice.
The main entity of the test architecture defined by IEEE Std 1500 is a test
wrapper placed around each core of a SoC. Test wrapper provides an interface
between the embedded core and its environment. For testing a core, a test source
generating test vectors and a test sink collecting the test responses must be provided.
Test access mechanism (TAM) transports test vectors from the source to the core and
test responses from the core to the test sink. It also allows testing of interconnects














Fig. 1. Test access architecture
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In a conventional test approach, TAM is connected to external automatic test
equipment (ATE) which generates test vectors and collects test responses. However,
for a SoC with complex embedded cores a huge amount of test data needs to be
transferred between ATE and the core-under-test, which drastically increases test
time. A viable alternative is to implement built-in self-test (BIST) in the target
SoC. Embedded BIST logic takes the role of ATE by generating test vectors and
analyzing test responses. In this way, the communication bottleneck between ATE
and SoC is avoided, only the remaining low-speed operations required for the exe-
cution of the complete test of the core-under-test (such as initiation of test mode,
start of BIST and evaluation of test results) are left to the ATE which can be ma-
naged by a low-cost tester. In a typical BIST implementation, test source and test
sink are implemented within the test wrapper of the tested core. In an alternative
solution, some other core in the SoC may take the role of test source and/or test
sink.
While the problem of optimizing test infrastructure of digital cores has been
investigated by many authors [19, 23, 24, 25], its counterpart in the area of mixed-
signal cores remains an open issue. So far, no thorough analysis supported by
empirical results from wrapper implementations in practice has been reported. Min-
imization of communication with external test instrumentation, hardware overhead
and test time are common yet in many cases exclusive objectives. Since a gen-
eral optimization problem is almost certainly intractable it is more reasonable to
expect partial solutions suitable for specific test techniques. A design-for-test archi-
tecture that allows automated test development in compliance with IEEE Std 1500
supported by in-house development tools has recently been reported by Zivkovic et
al. [29]. According to the authors, the proposed approach has been successfully used
for test development and characterization of mixed-signal cores in several industrial
products. The described environment presents an efficient platform for comparison
and evaluation of different test strategies, yet their optimization issues have not
been publicly elaborated.
In this paper, an attempt is made to share experiences regarding the trade-off
between hardware overhead and test time in a BIST of a mixed-signal core imple-
mented in a IEEE Std 1500 wrapper. A case study of three extreme BIST solutions
for testing an embedded analog-to-digital (ADC) core using the popular histogram-
based technique [11, 15, 17] is presented. The first BIST configuration employs test
wrapper logic with minimum hardware overhead. The second solution aims at test
wrapper optimized for minimum test time. In the third solution, processor core
performs ADC core test and computes the required test parameters. Comparison
of the employed resources and the corresponding test times may serve as an aid for
selection of appropriate BIST strategy.
For the preliminaries, we briefly summarize the main points of histogram based
test technique with reference to previous work.
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2 HISTOGRAM BASED TEST TECHNIQUE – IN BRIEF
An ADC is a device that converts an input analog voltage to a digital number
proportional to the magnitude of the input signal. The resolution of the converter is
equal to the number of discrete values that the converter can produce over the range
of analog values. ADC performance can be verified in terms of static performance
parameters such as offset, gain, differential nonlinearity (DNL) and integral nonli-
nearity (INL). In histogram test, a known periodic input stimulus is applied and
the histogram of code occurrences (i.e., counts of individual codes) is computed over
an integer number of input wave periods. From the collected results static ADC
parameters can be determined. The principle is sketched in Figure 2. Histogram
test has been attracting research attention for more than two decades. Papers [6,
7, 8, 9, 4, 5, 12, 14, 10, 26, 27] primarily concentrate on how the code density can
be interpreted to compute the differential and integral nonlinearities, gain error
and offset error, and estimate the achieved accuracy under different measurement
conditions. Papers [1, 2, 21, 28] focus on implementation of histogram based test of
ADCs in a BIST arrangement. A triangle-wave input signal is the most convenient
for BIST of static parameter or linearity, because it can be characterized only by
two values (count of extreme codes and count of other codes). The count of extreme
codes is normally greater than the count of non-extreme codes due to the overflow










Fig. 2. The principle of histogram test with triangle-wave input signal
Coherent sampling must be provided: the ratio between the number of sam-
ples N and the number of input signal periods M must be equal to the ratio between
the sampling frequency and the frequency of the input signal. In addition, the slope
of the input signal is determined by the reference voltage Vref , the number of ADC
bits n and the number of input signal periods M .
The calculation of static parameters in the case of triangle-wave input stimu-
lus is described in more details below in order to get a better understanding of
measurements and computations performed by the BIST solutions presented in the
paper.
2.1 Offset Error
The first output code transition should occur at an analog voltage that is 0.5 LSB
(least significant bit) above zero. The offset error is the deviation of the first actual
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code transition from 0.5 LSB. In histogram based test, the offset error is calculated





where for a n-bit ADC: H(2n − 1) is the number of occurrences of the MSB code
and H(0) of the LSB code, respectively. In all equations, Hideal represents the count
of each code theoretically determined for the ideal ADC and the given stimulus
waveform. (Thus, Hideal is an analytically obtained value.)
2.2 Gain Error
The gain error is the error in the slope of the transfer curve. For an ideal ADC, the
gain is equal to 1 and the code count for any non-extreme code is equal to Hideal.
The ratio between the count of any non-extreme code and the ideal count Hideal
determines the actual ADC gain at that code. If the code count for a given code
is smaller than Hideal, the actual ADC gain at that code is greater than the ideal
gain, and vice versa. While the measured value varies from code to code, ADC gain








Non-linearity can be presented by two different measures: differential non-linearity
(DNL) and integral non-linearity (INL).
DNL measures the relative deviation of each code width from the ideal value
(1 LSB). Given the histogram data, DNL is defined as the relative difference between





The INL determines the deviation of each output code center from the ideal
straight center line. The INL for code i is computed from the cumulative sum of





The above equations include the operations of addition, subtraction, and divi-
sion. While addition and subtraction are fairly simple operations, hardware imple-
mentation of division is more demanding. However, if the denominator is the power
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of 2, the division can be performed as shifting of the decimal point. In our case
denominators are Hideal, 2Hideal, and mHideal. In order to simplify the division, the
Hideal and m should be the power of 2. For subsequent explanation assume that
Hideal = 2
P , where P is some suitable integer value.
3 BIST STRUCTURES
The concept of the implemented histogram based BIST in a IEEE Std 1500 wrapper
is shown in Figure 3 a). We use triangle-wave input signal, which in an ideal case
results in a constant code count for non-extreme codes and equal code count for
extreme codes.
We first implemented two different BIST structures in a IEEE Std 1500 wrapper
targeted either at low hardware overhead or at minimum test time. The first solution
performs measurements and computations of static parameters in a sequence of
individual steps. The ADC output data is processed on the fly in each step and the
results (i.e., Offset, Gain, maximum value of DNL(i), maximum value of INL(i)) are
transmitted out via test access mechanism. The second solution first collects the
complete ADC test responses and stores them in a RAM. Next, the computation of
static parameters is performed and the results are transmitted via TAM as in the
previous case. We denote the first solution by sequential BIST and the second by
RAM-based BIST.
In addition, another solution (shown in Figure 3 b)) was conceived in which
a processor core performs ADC core test and computes the required test parameters.
3.1 Sequential BIST Approach
The sequential BIST structure depicted in Figure 4 operates in accordance with
the concept proposed in [2]. It was, however, a bit modified in order to completely
automate the evaluation of the DNL and INL parameters. The BIST structure is
composed of three basic blocks:
• detector module, which monitors the codes generated by the ADC and signals
when the code is equal to the preset value,
• exploitation module, which receives the signals from the detector module and
performs the required operations (counting, complementing, etc.),
• control module, which coordinates the processing of both modules and connects
the BIST structure to the IEEE Std 1500 test infrastructure. The control mo-
dule is a state machine which generates the corresponding control signals of the
detector module and exploitation module. It also coordinates the operation of
BIST and the IEEE Std 1500 test wrapper logic.
The detector module contains a counter and a comparator. The counter is used
for setting the required preset value which is stored in the DM register. The contents
of the DM register is compared with the ADC code. If the ADC code equals the






































Fig. 3. The concept of a) implemented BIST in IEEE Std 1500 test wrapper, b) processor-
based BIST











Fig. 4. Sequential BIST structure
contents of the DM register, exploitation module is triggered. The exploitation
module is an up/down counter with clear. In addition it is capable to calculate the
complement of the current value. The temporary result is stored in the EM register.
The calculations of offset, gain, DNL and INL are separate processes performed
in strictly sequential manner. While the sequential BIST structure described above
requires low hardware overhead, the test time may become excessive. This is due
to the fact that sequential approach takes N samples for the calculation of Offset,
mN samples for the calculation of Gain, (2n − 2)N samples for the calculation of
DNL and (2n − 2)N samples for the calculation of INL. As an alternative, RAM-
based BIST has been developed.
3.2 RAM-Based BIST Approach
The RAM-based BIST test structure shown in Figure 5 consists of three compo-
nents, which play a similar role as their counterparts in sequential BIST. The three
components are:
• RAM module, in which the ADC code count of a complete histogram is stored,
• computation module, which computes the ADC static characteristics from the
values stored in RAM,
• control module, which (similar to the sequential BIST) coordinates the process-
ing of both blocks and connects the BIST structure to the IEEE Std 1500 test
infrastructure.
In contrast to sequential BIST approach, only N samples are taken for the
computation of static parameters of ADC. The samples are first stored in RAM,
then the static parameters are computed in accordance with Equations (1)–(4).
Some programming tricks are used in order to simplify the computation. For exam-
ple, subtraction in Equation (3) can be eliminated if the counts are first initialized
to −Hideal and then increased by the number of occurrences of the code. RAM is









Fig. 5. RAM-based BIST structure
organized in such way that the ADC code actually presents the RAM address of its
code count. In this way, data manipulation is simplified.
3.3 Processor-Based BIST
Processor-based BIST exploits available microprocessor and other cores on the SoC
for the execution of the ADC test. The idea is to reuse already present resources
in the SoC and their interconnections to perform functional test of the ADC core.
The microprocessor with timer interactions controls the ADC core, gathers the res-
ponses and stores them in the SoC RAM. After the stimulation period the gathered
responses are evaluated by the processor. In a sense the processor with timer per-
forms the role of the control and computation module. While this approach does
not introduce any notable hardware overhead in the digital part of the SoC, addi-
tional ROM storage is required for the BIST program storage. In order to perform
ADC BIST at full speed, which is generally faster than normal SoC operation, the
processor in collaboration with other cores must be able to respond in time to the
incoming ADC codes.
4 INTEGRITY CHECK OF THE TEST STRUCTURE
Integrity of the test infrastructure must be assured before we can trust the results
of the implemented histogram test. For this purpose, integrity check is performed
by replacing the tested ADC by a counter as shown in Figure 6. The counter ge-
nerates codes corresponding to the ideal ADC with ideal triangular input waveform
and the resulting static parameters are checked (Offset = 0, Gain = 1, DNL = 0,
INL = 0). The two empty boxes in Figure 6 represent either detector and exploita-
tion module, or RAM and computation module since the same integrity check is
used for sequential or RAM-based BIST.
In processor-based BIST, integrity check of the test infrastructure includes test-
ing of processor, timer and RAM cores, test of interconnects and test of ROM with






Fig. 6. Integrity check of a test structure
stored BIST program. Since most of the above activities are included in general SoC
test, only the test of ROM (i.e., checksum of its contents) is required in addition.
5 IMPLEMENTATION ISSUES
IEEE Std 1500 test wrapper with the above BIST structures was implemented in
a Spartan3 XC3S200 FPGA. ADC0808 (an 8-bit ADC) was initially chosen as the
unit-under-test. Measured parameters of the employed ADC were in conformance
with the specifications provided by the manufacturer which demonstrates the feasi-
bility of the histogram based test technique by the implemented test structures. Let
us now compare the three solutions from some different points that may serve as the
basis for selection of suitable strategy for BIST implementation of the embedded
core.





In sequential BIST approach, the number of samples required for processing
a single ADC code is
N ≈ 2nHideal, (6)
where n is the number of ADC bits. In our case, test signal was generated such
that the number of occurrences of the two extreme codes was equal to the number
of occurrences of the non-extreme codes, which gives
N = 2nHideal. (7)
The number of samples needed for the complete measurement is
Nall = (1 +m + 2
n+1 − 4)N, (8)
where m is the number of codes on which the gain calculation is performed.
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In RAM-based BIST and processor-based BIST approach all codes are processed
simultaneously. The number of samples required for the complete measurement is
Nall = N = 2
nHideal. (9)
Table 1 presents measurement uncertainty ∆ and overall test time of the three
approaches for different values of Hideal at 5 µs sample time.
measurement Test time [s] for 8-bit ADC
uncertainty sequential RAM-based processor-based
Hideal ∆ [LSB] BIST BIST BIST
4 0.250 3.37 0.725 0.729
8 0.125 6.08 0.732 0.838
16 0.063 11.49 0.745 0.867
32 0.031 22.33 0.772 0.990
64 0.016 43.99 0.825 1.362
Table 1. Measurement uncertainty and overall test time of sequential, RAM-based and
processor-based BIST
Notice that the test time in the case of sequential BIST is much higher than
that of RAM-based BIST and processor-based BIST. While the test time of the
8-bit ADC at measurement uncertainty of 0.250 LSB may still be acceptable, the
situation gets worse when testing ADC cores higher than 8-bit. Table 2 shows the
test time of sequential, RAM-based and processor-based BIST for 8, 10, 12 and
16-bit ADC. The test times of sequential BIST of 12 and 16-bit ADCs are obviously
not acceptable in practice.
Test time [s] (Hideal = 4)
number of sequential RAM-based processor-based
ADC bits BIST BIST BIST
8 3.37 0.725 0.729
10 44.18 0.907 0.922
12 697.69 1.161 1.278
16 178,543.32 3.116 3.222
Table 2. Test time of sequential, RAM-based and processor-based BIST for different ADCs
RAM-based BIST and processor-based BIST are much faster but there are
other issues that should be considered. As regards hardware overhead, RAM-based
BIST employs much more resources than sequential BIST. We synthesized both ap-
proaches with Cadence RTL Compiler and the resulting designs are shown below. In
order to get a realistic view of hardware overhead of individual solutions, sequential
and RAM-based BIST logic implementation without IEEE Std 1500 wrapper logic
are summarized in Table 3.
Next, the resources of complete BIST implementations including wrapper control
logic of the three solutions are summarized in Table 4.
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number sequential BIST RAM-based BIST
of ADC RAM RAM
bits gates flip-flops cells gates flip-flops cells
8 881 233 – 461 156 2 560
10 911 249 – 541 172 12 288
12 961 265 – 583 188 57 344
16 1 067 297 – 684 220 1 179 648
Table 3. Sequential and RAM-based BIST logic implementation (without IEEE Std 1500
wrapper logic)
sequential RAM-based processor-based
number BIST BIST BIST
of ADC flip- RAM flip- RAM flip- RAM
bits gates flops cells gates flops cells gates flops cells
8 1 012 293 – 594 216 2 560 63 59 –
10 1 063 319 – 612 242 12 288 71 72 –
12 1 131 345 – 680 268 57 344 97 95 –
16 1 208 371 – 889 320 1 179 648 205 127 –
Table 4. BIST implementations including IEEE Std 1500 wrapper control logic
Processor-based BIST has minimal hardware overhead since the majority of its
tasks are performed by the cores already included in a SoC. However, such a solution
is specific for the given processor core and is not easily portable to other SoCs. On
the other hand, sequential BIST and RAM-based BIST are autonomous and can be
ported together with ADC core to other designs.
Scalability of the above solutions manifest itself in different issues. Analysis
of BIST solutions for n-bit ADC cores shows that by increasing n the hardware
overhead of sequential BIST increases linearly, exhibits exponential growth in the
case of RAM-based BIST and practically does not change in processor-based BIST.
Test time of sequential BIST grows exponentially while practically does not change
in the case of RAM-based or processor-based BIST.
Providing high-quality stimulus signals is crucial to accomplish efficient and
consistent BIST of a mixed-signal core. The signal can be internally generated in
the test wrapper, or supplied via TAM either from an external signal generator or
generated by another core (if available) in the SoC-under-test. In our case, including
a triangle-wave generator [3] in the test wrapper would considerably increase the
complexity hence externally supplied stimulus is a preferred approach. The impact
of MOS switches connecting the external source to the ADC core was simulated by
introducing an ABM module of a IEEE Std 1149.4 compliant test chip. For this
purpose, our proprietary test chip [18] was employed. In order to assess the impact of
MOS switches of analog boundary module on static parameter measurements, direct
connection to the ADC input was optionally provided. The measured parameters
were in good agreement with the values obtained by the conventional technique
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using laboratory measurement equipment which gives confidence to the described
approach.
6 CONCLUSIONS
The case study demonstrated that the three BIST solutions considerably differ in
required resources, achieved test time, portability and scalability. Selection of the
best test approach in practice depends on strategic decision taken in the early user
requirement specification phase and is, of course, specific for each mixed-signal core
of a SoC. Although the described implementation focused on a specific test technique
(histogram based test) for a specific mixed-signal core (ADC) the three approaches
can be generalized to other types of mixed-signal cores as follows:
• test wrapper performs core test and evaluates the results on the fly,
• test results (i.e., measurements) are stored in RAM and processed in batch,
• other cores of the SoC (if available) take the role of testing.
In purely digital SoC, the first two approaches are preferred since in most cases
stimuli are generated by a LFSR (linear-feedback shift register) logic and test re-
sults are collected by a MISR (multiple input signature register) based on the same
principles. This logic is compact and scalable and provides portability of design.
BIST of a SoC with mixed-signal cores faces different problems. Test methods
possibly implemented in a test wrapper require specific logic which differs consider-
ably from one case to another. There are no common parts, everything must be
conceived from scratch. In fact, since a mixed-signal core is put in a SoC with well
defined target application it is prudent to consider possible reuse of the application
software (i.e., device drivers) in a processor-based BIST.
Processor-based BIST is traditionally employed in testing embedded memories.
Its application in mixed-signal core test has not been widely investigated in litera-
ture although proprietary solutions in practice no doubt exist. In this regard, the
comparison of empirical data presented in the paper allows an assessment of pros
and cons of the two alternative approaches and may serve as a guideline in similar
applications.
Generation of test stimuli is another issue in which BIST of mixed-signal cores
differs from BIST of digital cores. While test pattern generation with LSFR is
a common and widely practiced technique in digital word [13], analog stimulus
generation [22] is a problem with no unique solution. Test signal generator included
in the test wrapper results in increased complexity and hardware overhead. Besides,
integrity check of a signal generator embedded in a test wrapper poses additional
problems and increases test time. A simple alternative solution employing external
signal generator is more likely to be applied in practice. In some cases, another core
of a SoC might take the role of stimulus generator, like for example oscillation-based
test structures reported in [20].
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At this time, IEEE Std 1500 test wrapper is defined only for digital cores. Its
possible future extension to mixed-signal cores will probably follow the way of IEEE
Std 1149.1 extended to IEEE Std 1149.4. The impact of MOS switches connecting
the input signals (either from external source or from another core in a SoC) to the
mixed-signal core will remain an important issue in practice.
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tional Postgraduate School, Ljubljana. After his Ph.D. work he
was with Gorenje d.d. developing new generation refrigeration
appliances. Currently he is the head of research and develop-
ment department of Tesnila GK, Prevalje. His research interests
include electronic test, system diagnosis, control of cooling sys-
tems and quality control.
Anton Biasizzo has been a researcher at the Jožef Stefan Insti-
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